Dual-mode Combinational Logic for Function-independent Fault Testing
نویسندگان
چکیده
This paper presents a method of using hardware redundancy to ease the problem of fault testing in combinational logic networks. Combinational logic networks are constructed using dual-mode logic gates. Initially, it is shown that these networks can be tested for all single stuck-at-faults using just two function-independent tests. This method is then extended to detect a large class of multiple faults with the same two function-independent tests. 1
منابع مشابه
Dual-mode Sequential Logic for Function Independent Fault-testing
1 This paper presents a method of using hardware redundancy to ease the problem of fault testing in sequential logic networks. Sequential logic networks are constructed using two kinds of dual-mode logic gates, one of which is specifically required to initialize a feedback loop to some logic value. Initially, it is shown that these networks can be tested for all single stuck-at-faults with six ...
متن کاملReal Time Fault Injection Using Logic Emulators
A hardware based approach to Fault Emulation independent of the logic emulation system in use has been developed and is presented in this paper. Fault injection into a targetted circuit is made possible with the introduction of additional logic. The stuck-at-fault model is simulated with the method described here, which may also be used for multiple faults and bridging faults [1]. This discussi...
متن کاملCase Study: Defect-Oriented Testing of a Combinational Circuit
The paper discuses an approach for defect-oriented testing of a combinational circuit from ISCAS’85 benchmarks. To the contrary of widely used stuck-at fault models defect-oriented testing fault models are more close to real life physical defects that may occur during a digital circuit manufacturing. The case study presented in this paper considers wired-AND and wired-OR bridging fault models o...
متن کاملDesign for Testability Implementation Of Dual Rail Half Adder Based on Level Sensitive Scan Cell Design
Design for testability (DFT) refers to hardware design styles or it is an added hardware that reduces test generation complexity and test cost, also increases test quality. Sleep Convention Logic (SCL) is an asynchronous logic style which is based on Null Convention Logic (NCL). In the SCL the combinational blocks are made of threshold gates. SCL utilizes power gating method to further reduce t...
متن کاملA static test compaction technique for combinational circuits based on independent fault clustering
Testing system-on-chip involves applying huge amounts of test data, which is stored in the tester memory and then transferred to the circuit under test during test application. Therefore, practical techniques, such as test compression and compaction, are required to reduce the amount of test data in order to reduce both the total testing time and the memory requirements for the tester. In this ...
متن کامل